AIM :
DESIGN A SISO SHIFT REGISTER.
APPARATUS :
D_FLIP FLOP (*4), CROs (2), FUNCTION GENERATORs (2), connecting wires.
CIRCUIT :

OUTPUT :


Department of Electronics
DESIGN A SISO SHIFT REGISTER.
D_FLIP FLOP (*4), CROs (2), FUNCTION GENERATORs (2), connecting wires.